A New Single-Clock Flip-Clop for Half-Swing Clocking
نویسندگان
چکیده
| We propose a new ipop con guration which saves about 60% of total clocking power using a half-swing clock. To use the half-swing clock, level converters or special clock drivers are traditionally required and the power consumptions of these logic cannot be ignored. In the proposed scheme, only NMOSes are clocked with half-swing clock in order to make it operate without the level converter or any other additional logics, and the random logic circuits except clock and ipops are supplied by Vcc while the clock network is supplied by Vcc=2. Compared to the conventional scheme, a great amount of power consumed in clocking which is responsible for a large portion of total chip power can be saved with the proposed new ipop con guration.
منابع مشابه
A New Single-Clock Flip-Flop for Half-Swing Clocking
We propose a new flip-flop configuration which saves about 60% of total clocking power using a half-swing clock. To use the half-swing clock, level converters or special clock drivers are traditionally required and the power consumptions of these logic cannot be ignored. In the proposed scheme, only NMOSes are clocked with half-swing clock in order to make it operate without the level converter...
متن کاملLow-swing LC Resonant Clock Distribution Networks Using Conditional Capturing Flip-Flop
The clock distribution network in digital integrated circuits distributes the clock signal which acts as a timing reference controlling data flow within the system. Since the clock signal has highest capacitance and operates at high frequencies, the clock distribution network consumes a large amount of total power in synchronous system. So, a new flip-flop is proposed in a low-swing resonant cl...
متن کاملPower Reduction Techniques in Clock Distribution Networks with Emphasis on LC Resonant Clocking
complies with the regulations of the University and meets the accepted standards with respect to originality and quality. In this thesis we propose a set of independent techniques in the overall concept of LC resonant clocking where each technique reduces power consumption and improve system performance. Low-power design is becoming a crucial design objective due to the growing demand on portab...
متن کاملPerformance Analysis of Sequential Element for Low Power Clocking System
The sequential element (flip-flop) is a basic building block to design any clocking system, which consists of the clock distribution tree and flip-flops. A large portion of the on chip power is consumed by the clocking system the total power consumption of the clocking system depends on both clocking distribution tree and also the register elements (flip-flops). The power consumption of registe...
متن کاملDesign and Analysis of Register Element for Low Power Clocking System
The register element (flip-flop) is a basic building block to design any clocking system, which consists of the clock distribution tree and flip-flops. A large portion of the on chip power is consumed by the clocking system the total power consumption of the clocking system depends on both clocking distribution tree and also the register elements (flip-flops). The power consumption of register ...
متن کامل